Establishing single-core FP32 compute, DRAM bandwidth, and cache hierarchy ceilings on Apple M4 Pro as denominators for kernel optimization.

A visual mental model for understanding TPU architecture and how it relates to ML workloads.

A walk through the roofline model: compute and memory bounds, arithmetic intensity, where common neural-network kernels land, and a calculator for your own.